An unified array architecture is described for computation of DFT, DHT, DCT and DST using a modified CORDIC (CoOrdinate Rotation DIgital Computer) arithmetic unit as the basic Processing Element (PE). All these four transforms can be computed by simple rearrangement of input samples. Compared to five other existing architectures, this one has the advantage in speed in terms of latency and throughput. Moreover, the simple local neighborhood interprocessor connections make it convenient for VLSI implementation.
Introduction :
In Digital Signal Processing (DSP) orthogonal transforms e. g., Discrete Fourier Transform (DFT), Discrete Hartley Transform (DHT), Discrete Cosine Transform (DCT) and Discrete Sine Transform (DST) are useful for spectrum analysis, data compression, speech processing and in many other applications [1, 2] . Since all these transforms are computationally intensive and involve complicated data manipulations, the help of parallel processing array architectures is much sought for their implementation. Design of array architecture for computing a number of such transforms in a unified manner, through simple rearrangement of input samples may be particularly useful for a specific application. Different array architectures for these transforms have been proposed over the past decade [3] [4] [5] [6] [7] [8] . Most of the architectures are of systolic type and a major part of them use Multiplier-Accumulator (MAC) based PE. However, this method essentially requires a large storage of the trigonometric co-efficients for each of the transform to be computed. One way to overcome this difficulty is to use CORDIC arithmetic processor as the basic PE that facilitates trigonometric multiplication with elegance by using only shift-and-add method and rules out the requirement of co-efficient storage. Accordingly, several CORDIC based array architectures have been proposed for computation of the above mentioned transforms.
Despite its elegance in computing trigonometric multiplication, the conventional CORDIC element suffers from the drawbacks like requirement of the scale factor compensation and lower operation speed. Intense attentions have been paid to develop special purpose CORDIC processors in order to overcome these drawbacks of the conventional CORDIC method.
In this paper, the authors first develop a new CORDIC processor, which is scaling free in nature and the error arising from the approximation of the trigonometric function is analyzed. Subsequently, this processor is used as the basic PE to develop a unified, asynchronous, wavefront array type architecture for fast computation of DXT -a collective term representing either of the DFT, DHT, DCT or DST. Being multiplierless, the modified CORDIC arithmetic unit is expected to reduce the hardware cost considerably compared to that of the MAC based designs. Keeping an eye on the low power/low voltage applications, the datapath of the basic PE has been designed and simulated using TGL in sea of gates semicustom environment. The paper is structured as follows: the theoretical background of the modified CORDIC and the DXT have been developed in Section 2. A brief introduction to the modified CORDIC [9] is also provided in this section along with its design, layout of the datapath and simulated performance. The proposed array architecture is described in Section 3. In Section 4, the authors describe the design and furnish the result of simulated power consumption of the modified CORDIC unit. The salient features of the DXT architecture along with a comparison with five other existing architectures are also described in this section.
Conclusions are drawn in Section 5.
Theoretical Information:
2.1. The CORDIC unit:
The transforms of DXT family involve trigonometric operations on the input sample sequences that can be expressed in terms of plane rotations. The CORDIC unit [10] 
i. e., B = A Rot (ψ)
For fast convergence of the algorithm to the final small angle value, a simple modification [9] of the conventional CORDIC algorithm is applied here which represents 
Thus, the rotation through the target angle ψ may be expressed as,
Where b is the wordlength of the machine in which the operation is supposed to be implemented. Fig. 1 shows the structure of the datapath of the elementary CORDIC unit.
It is evident from the above formulation that the modified CORDIC unit is free from the scale factor compensation step which saves a significant amount of hardware compared to the conventional CORDIC unit and subsequently makes the CORDIC operation faster.
Error analysis:
The potential sources of error for the hardware realization of an algorithm are two folds namely, the error due to the quantization of the input word and due to the finite wordlength. In case of CORDIC another potential error source in the error due to approximation of the target angles. In our scheme, the errors due to first two sources are same as the conventional implementation of the circular CORDIC. Thus, the detailed analysis of the third error source is presented here with the consideration that the implementation has been done with 16-bit wordlength.
Let θ c be the computed angle whereas θ is the ideal target angle. Then from equation ( J-sec. To get the effect of worst case power consumption, the activity factor has been taken as 1. At 5 V supply, the calculated values for delay, dynamic power consumption, PDP and EDP of the simulated circuit modules used to construct the processor chip are given in Table 1 . Layout of one 4-bit conditional sum adder/subtractor is shown in Fig. 2 .
These results indicate that this CORDIC processor may be a suitable choice for low power/low voltage operation domain. It is expected that with proper transistor sizing and threshold voltage scaling, the processor will show a better performance and consume less power [12] .
Theoretical background of the transforms :
Considering a real sample sequence f(n), n ∈{0, 1, ..., N−1} the DXT can be defined as DFT :
DST :
In terms of the operator Rot (*), the equations can be represented as 
The comparison between equations (7) and (8) shows that DCT and DST are obtainable from either of the two by proper data ordering.
Thus, all of the above four transforms can be clubbed into a single equation as
where m = <kn> N , θ = 2π/N, φ = 0 for DFT/DHT and φ = θ/4 for DCT and DST.
3. Array architecture : handshaking protocol is to be adopted for data transaction between consequent processor columns.
For clarity, using the unified architecture, the computation of 5 point DCT is explained. The data scheduling according to the permutation sequence of <nk> N (ref. to Table 2 ) is depicted in Table 3 where U / (k) = U(k) − f(0), the terms U(k)s are the intermediate results after the rotation in the θ plane. The U(0) term, which is a mere accumulation (dc term) of the input samples, is omitted in Table 3 . The U / (k) terms after addition with the f(0) terms undergo rotation kφ to generate the complete set of Y(k).
Here the x-component of Y(k) gives rise to the desired DCT of the given sample sequence. The mode control switch is kept in the 'OFF' state here to route the data from the FIFO to the adder at the x inputs of the processors.
Following the same line, the DST can also be obtained by replacing f(n) th sample of DCT with f(n+1) th sample and considering the y-component of the output vector.
Letting φ = 0, the same architecture is capable to compute DHT and DFT. Data distribution for the 5 point DHT is shown in Table 4 . For computation of DHT, the mode control switch is kept in the 'ON' state. DFT of the sample set can be obtained by inserting f(n) at the x-input of the input vector and putting 0 at the y input. The real and imaginary parts are obtained from the x and y components of the output vector respectively.
The proposed architecture can be extended for computation of long transform sequence by simply cascading the modules with lower N. As an example, to compute DCT for N = 11, the architecture for N = 5 is considered as the basic cascading block and coined as generalized module. Table 5 (a) shows the data distribution for 11 point DCT which are partitioned into different blocks (D s) as shown by the solid lines in Table 5 (b). Each partitioned data block can be computed separately using one generalized module. The resulting structure is shown in Fig. 4 where D s are the inputs corresponding to different blocks of data shown in Table 5 .
To compute DFT of complex input data sequence, equation (3) may be rewritten as
In this case, the operation procedure of the architecture is same as explained earlier, with the difference that f x (n) and f y (n) components (the real and imaginary parts of f(n)) are stored in a pair of FIFO dedicated for each processor column and they are simultaneously retrieved during operation. The x and y components of the output vector contain the real and imaginary parts of the result respectively.
Salient features and comparison with other architectures :
The proposed architecture is compared with five existing architectures and is summarized in Table 6 . The proposed one exhibits local neighborhood connections and is selftimed in nature. Being asynchronous, it is more advantageous than the other systolic designs from fault tolerance perspective. Moreover, the data skewing and subsequent glitch problems are suppressed considerably. The efficient floor utilization is possible due to its nature of simple interprocessor connections. This architecture exhibits same order of latency as that of Pan et al. [3] and Mandal et al. [8] . This architecture is inherently a pipelined one and in the steady state its throughput rate is O (N) . Thus, the steady state throughput rate has been considerably enhanced than that of other architectures. The area -time complexity (AT 2 ) of the proposed architecture is O (N 4 ).
Another feature of the proposed architecture is its expandability. The modules calculating DXT for shorter transform lengths can be cascaded straightway to compute longer transform sequences. However, in this type of cascading applications, 100% processor utilization may not be possible for all N. Being cascadable in nature, the proposed architecture is compatible with the WSI (Wafer Scale Integration) technology.
This architecture may be a suitable candidate for low power/low voltage applications.
The architecture is based on modified CORDIC method which implies reduction of power consumption at the algorithmic level since the number of operations have been reduced. The presence of block level pipelining and parallelism reduce power consumption at the architectural level. The asynchronous operation mode suppresses the glitches and thus a considerable amount of power can be saved. The CORDIC is designed using TGL and thus reduction of circuit level power consumption is achieved. Therefore, the proposed architecture can save power in the algorithm, architecture and circuit level.
Conclusions :
The proposed architecture is an asynchronous, wavefront array type capable of computing DXT. Being data driven and self timed in nature, it eliminates the data skewing and subsequent glitch problems. However, a suitable handshaking protocol is to be adopted to maintain the data driven property. The advantage of modified CORDIC PE stems from an expected lower area consumption than the MAC based PE. Use of CORDIC eliminates the requirement of precomputation of cosθ and sinθ. The simple local interprocessor connection leads to the efficient utilization of the floor space and subsequent reduction in routing area. The presence of inherent pipelining and concurrency in this architecture are advantageous so far the low power/low voltage operation is concerned. Construction of the CORDIC module using TGL methodology enhances the power saving at circuit level. Thus, the proposed structure exhibits power saving at algorithm, architecture and at the circuit level.
A comparative study of the proposed architecture with five other existing architectures reveals its superiority in speed (in terms of latency and throughput) and in processor interconnection over the others. It does not require any global timing synchronization or complicated data manipulations and can straightway be cascaded to realize longer transformation sequences and thus is WSI compatible. The same architectural methodology can be adopted for multidimensional DXT computation and for non prime transform length also.
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